Introduction
CMOS device with metal gate is one of key technologies for the reduction of intrinsic parameter fluctuations. However, the use of metal as a gate material introduces a new source of random variation due to the dependency of workfunction on the orientation of metal grains [1] [2] . In this work, we for the first time estimate the impact of the intrinsic parameter fluctuations consisting of metal gate workfunction fluctuation (WKF), process variation effect (PVE) and random dopant fluctuation (RDF) on 16-nm-gate CMOS devices and circuits. The fluctuations of the delay time, the static power, the dynamic power, and the short circuit power are investigated. Our preliminary results show that the delay time is impacted by the WKF and RDF due to the significant threshold voltage fluctuations (σV th ). The total power fluctuation of the planar MOSFETs is about 15.2%, which may induce significant performance degradation and uncertainty of CMOS circuits and systems. Additionally, though the static power is not an important part of the total power, it contributes a significant power fluctuation due to the serious leakage current fluctuation. This study assesses the intrinsic parameter fluctuations on nano-CMOS circuit's performance and reliability, which can in turn optimize designs of circuit and system.
Methodology and Results
The devices we investigated is the 16-nm-gate bulk MOSFETs (width: 16 nm) with amorphous-based TiN/HfSiON gate stacks and an EOT of 1.2 nm. The nominal channel doping concentrations are 1.48x10 18 cm -3 and the V th is calibrated. For RDF, 758 dopants are randomly generated in a large cube, in which the equivalent doping concentration is 1.48x10 18 cm -3 , as shown in Fig. 1(a) . The large cube is then partitioned into 125 sub-cubes. The number of dopants may vary from 0 to 14, and the average number is 6, as shown in Figs. 1(b), 1(c), and 1(d). These 125 sub-cubes are equivalently mapped into the device channel for the 3D quantum drift-diffusion device simulation with discrete dopants, as shown in Fig. 1 (e) [3] [4] [5] . For WKF, considering the size of metal grains and the gate area of the devices, the device gate area is composed of a small number of grains. A statistically-sound Monte-Carlo approach is advanced here for examining such distribution, as shown in Fig. 1(f) . The grain orientation of each parts and total gate workfunction are estimated based on properties of metal, as shown in Fig. 1(g) [1] [2] . Figure 1(h) illustrates the estimation of gate length deviation and the line edge roughness induced fluctuations, whose magnitude follow the projections of the ITRS 2007. CMOS inverter is tested, as shown in Fig. 1(i) . The circuit characteristics are obtained by coupled devicecircuit simulation running on our parallel computation system [4] [5] . The RDF and PVE dominate the gate capacitance fluctuations at 0.5V and 1.0V gate biases, respectively. The screening effect of the inversion layer reduces the impact of RDF at high gate bias; however, the screening effect is weakened by discrete dopants positioned near the channel surface. The PVE brings direct impact on the gate length and is independent of screening effect, which should be noticed when the transistor operated in high gate bias. Figures 4(a) and 4(b) presents the highto-low delay time (t HL ) and low-to-high delay time (t LH ) characteristics of the studied inverters. Since the t HL and t LH are dependent on the V th of NMOS and PMOS, respectively. The delay time fluctuations follow the σV th as studied in Fig. 2 . The delay time is significantly impacted by the WKF and RDF. Notably, the WKF shows an increasing importance in nanoscale transistor, especially in PMOSFETs due to different grain orientation in scaled gate area. Figure 5 estimates the nominal power dissipation of inverter circuit. The total power (P total ) is consisted of the dynamic power (P dyn ), the short circuit power (P sc ), and the static power (P stat ). Their definitions are shown in the inset of Fig. 5 . We herein use the transistors' gate capacitance as the load capacitance and focused on the device intrinsic parameter fluctuation induced circuit variability. The f 0->1 is the clock rate. I sc is the short circuit current, which is observed as both NMOSFET and PMOSET turned on resulting a DC path between the power rails. T is the switching period. I leakage is the leakage current that flows between the power rails in the absence of switching activity. The P dyn and P sc are the dominating factors in power dissipation and P stat seems insignificant in total power. The importance of P stat is then explored in the ) 2 ] 0.5 ) is about 15.2% of the total power (σP total / P total = 0.0564 / 0.37), which impacts the reliability of circuits and systems.
Conclusions
This work has reported the delay and power fluctuations of the 16-nm-metal-gate CMOS circuits. The intrinsic parameter fluctuations of the metal-gate devices have been extensively studied. The WKF plays an increasing important role in V th fluctuation due to the scaled gate area and the large workfunction difference. The delay time is significantly impacted by the WKF and RDF and the trend of 
